

# High-resolution Patterning Technologies using Ink-jet Printing and Laser Processing for Organic TFT Array

Koei Suzuki, Kazuaki Tsuji, Atsushi Onodera, Takeshi Shibuya, Takanori Tano, and Hiroshi Miura; Research and Development Group, RICOH Co., Ltd.; Yokohama, Japan

## Abstract

A 150 ppi organic thin film transistor (OTFT) array, which TFT have pixel circuit with two transistors and one capacitor was fabricated by printing methods and laser processing. TFT array pitch was 169  $\mu\text{m}$ , a minimum width of the source electrode was 15  $\mu\text{m}$ , channel length was 5  $\mu\text{m}$ , and a diameter of via hole was about 20  $\mu\text{m}$ . We have developed the surface energy controlled ink-jet printing with UV irradiation for fine Ag electrodes and the conventional ink-jet printing for organic semiconductor (OSC), and laser processing for Via hole.

## Introduction

In recent years, printed electronics are gaining attention as a technology that enables various electric devices such as organic thin film transistors (OTFTs) [1, 2], RF-ID tags [3], printed circuits [4], sensors [5], displays [6] to be fabricated using printing process. This is because printing technologies have their potential for low cost, low environmental impact and large area fabrication. Then, several printing methods such as ink-jet printing, flexographic printing, screen printing, gravure printing, off-set printing have been developed to fabricate these devices. Ink-jet printing method has advantages of on-demand process, non-contact printing process and its scalability. However, one of the important problems is the resolution. A typical resolution using a conventional ink-jet printing method is limited around 50  $\mu\text{m}$ . Therefore various methods have been proposed to improve resolution of printing using bank structures [2], self-assembled monolayer [7] and laser irradiation during ink-jet printing [8]. Another important problem is to connect two TFTs through a via for more functional devices such as RF-ID, printed circuit and sensors.

In previous work, we have developed the surface energy controlled ink-jet printing technique with UV irradiation on a novel polyimide for high-resolution electrode patterning [9] and fabricated 160 ppi all-printed TFT array on plastic substrate in 2008 [10, 11]. Then, we published 200 ppi all-printed TFT array and demonstrated a 200 ppi electronic paper display in 2009 [12]. Furthermore, we fabricated finer TFT array, a 300 ppi all-printed OTFT array on plastic substrate in 2010 [13]. Those TFT have pixel circuit with a single transistor and a storage capacitor (1T1C) for electrophoretic display, which is driven by applying a voltage across the two electrodes. TFT array pitch for 300 ppi with 1T1C is 85  $\mu\text{m}$ .

In this paper, we have developed a new fabrication process of printed OTFT array using the surface energy controlled ink-jet printing and laser processing to connect two TFTs. And to integrate these methods, we fabricated current driven TFT array, which TFT have pixel circuit with two transistors and one storage capacitor (2T1C) [14]. TFT array pitch is 169  $\mu\text{m}$ .

## Experiment

### TFT structure

Figure 1 shows a schematic cross-section of printed OTFT array with 2T1C. OTFT array pitch is 169  $\mu\text{m}$ . TFT is bottom-gate bottom-contact structure. The gate electrodes of both two transistors were fabricated using Ag nanoparticles ink by the surface energy controlled ink-jet printing. The gate insulator was a novel polyimide film fabricated by spin coating. Via hole was fabricated using excimer laser ablation, and diameter of via hole was about 20  $\mu\text{m}$ . The source/drain (S/D) electrodes of both two transistors consist of Ag were also fabricated by surface energy controlled ink-jet printing method. During this step, the drain electrode of the switching transistor (Tsw) was electrically connected to the gate electrode of the driving transistor (Tdr) through a via. Small-molecule OSC for 150 ppi OTFTs with 2T1C was fabricated by conventional ink-jet printing under ambient conditions.





Figure 1. Schematic cross-section of a printed OTFT array with 2T1C.)

### Surface energy controlled ink-jet printing process and laser processing

We have developed a new hybrid process of the surface energy controlled ink-jet printing and laser processing for high-resolution and high-functional electrode patterning (see Figure 2). To contact two electrodes, additive process is only laser ablation compared with our previous surface energy controlled ink-jet printing methods.

The novel polyimide film was fabricated on electrodes by spin coating, whose surface had low surface energy after post-baking in  $\text{N}_2$  condition at 180°C (Figure 2(a)). Next, via hole was made by selective removal of the polyimide film using an excimer laser (KrF  $\lambda=248\text{nm}$ ) (Figure 2(b)). After UV irradiation from super-high pressure mercury lamp through a photo mask from the front side of the substrate, the high surface energy area corresponding to electrode patterns and the low surface energy area were formed on the novel polyimide film surface (Figure

2(c)). Hydrophilic Ag nanoparticles ink was ink-jetted onto the high surface energy area and spread over the edge of the area with via hole filling (Figure 2(d)). After post-baking under ambient condition at 180°C, the fine electrode patterns with via were fabricated. Using this novel polyimide as an insulating layer, additional fabrication process of wiring is only two photo process. One is exposure process without such wet process as development and cleaning. The other is laser processing to make electrical connection of two electrodes through a via. Thus, our hybrid process of the surface energy controlled ink-jet printing and laser processing takes advantage of practical number of process steps. Using laser processing for via hole we are connecting two more TFTs, and can fabricated higher functionality.




**Figure 2.** Schematic of the surface energy controlled ink-jet printing process (a) novel polyimide film coating, (b) Via hole patterning, (c) Formation of areas with different surface energy by UV irradiation, (d) Fabrication of electrodes with via by ink-jet printing

## Results and Discussion

### Electrode printing

Figure 3 shows an optical micrograph of electrode patterns overlaid with the gate insulator (a) without and (b) with the surface energy controlled ink-jet printing. Electrodes without the surface energy controlled ink-jet printing (Figure 3(a)) show droplet-like shape and rough surface with interference fringes, which depends on the difference of the film thickness due to surface roughness of electrodes. On the other hand, electrodes with the surface energy controlled ink-jet printing (Figure 3(b)) show photo mask-like sharp profile and very smooth surface because of no interference fringes.




**Figure 3.** Optical micrograph of electrodes (a) without and (b) with the surface energy controlled ink-jet printing

To investigate the minimum space between two electrodes, we prepared a photo mask with various line and space patterns. After UV irradiation on the novel polyimide film through the photo mask, hydrophilic Ag nanoparticles ink was ink-jetted. Controlling with ink-jet printing conditions such as drop size and ink volume per unit line, two kinds of electrodes with different thicknesses were fabricated. Figure 4 shows the dependence of the yield of electrodes separation on designed space against electrode thickness. Yield means the ratio of separation between the two electrodes and was determined by using an optical microscope with 100 points in one sheet. Figure 4 shows that minimum space up to 2 μm (designed) could be fabricated using the surface energy controlled ink-jet printing with UV irradiation on the polyimide film. In this case, minimum space of this photo mask was 2 μm. Then, smaller designed space of 1.0, 0.8, 0.6, 0.4 μm was investigated. Figure 5 shows the electrodes with minimum space


0.8  $\mu\text{m}$  (1.4 $\mu\text{m}$  measurement) was successfully fabricated for our process. Then, our surface energy controlled ink-jet printing is superior in the resolution to conventional ink-jet method.

We also examined alignment margin of electrode fabrication by this ink-jet technique, increasing the distance between the center of high surface energy line pattern and that of ink droplets impinging position 10  $\mu\text{m}$ . Figure 5 shows that electrodes with linewidth of 80  $\mu\text{m}$  can be successfully formed same as photo mask patterns apart from the center of the ideal impinging position by a distance of 50  $\mu\text{m}$ . This is because the hydrophilic ink droplets, which land onto the low surface energy area, could be drawn into the high surface energy area. It is necessary to control jetting conditions such as velocity deviation and angle deviation from ink-jet nozzles for the conventional ink-jet printing precisely. Otherwise, the alignment margin of our process was very large such as  $\pm 50 \mu\text{m}$  for linewidth of 80  $\mu\text{m}$ . Then, our process was robust for jetting conditions.


Thus, the surface energy controlled ink-jet printing technique possesses such unique features as good surface roughness, high-resolution patterning and high alignment margin because of using a photo mask.



**Figure 4.** Relationship between yield of electrodes separation and designed space against electrode thickness




**Figure 5.** Optical micrograph of electrodes with minimum space 0.8  $\mu\text{m}$  (1.4  $\mu\text{m}$  measurement).



**Figure 6.** Optical micrograph of electrodes with linewidth of 80  $\mu\text{m}$  to show alignment margin of the surface energy controlled ink-jet printing. White circles show impinging position of ink droplets

### Via formation

To confirm via formation process experimentally, we fabricated via-hole chain test pattern. Both line width of upper electrode and lower electrode were 60  $\mu\text{m}$ . Diameter of via-hole was 20 $\mu\text{m}$  and number of via-hole in series was 960. We fabricated successfully all via without any failure to optimize such as the upper and lower electrode thickness and laser ablation condition. Electrical connection between two electrode layers was also confirmed and resistance per via is below 0.1 Ohm. Figure 7 shows a SEM image with cross-section of via of test pattern. As shown in this figure, via-hole filling and upper electrode formation with fine shape can be confirmed.



**Figure 7.** A cross-section SEM image of a via.


### Process integration of TFT array

For printing process, deposition and patterning is same step. This point of view is very important for process integration of printing process. In general it is difficult to achieve fine electrode patterning and low resistivity at same time. Therefore, we optimized the electrode thickness and the curing time for low resistivity. The electrode thickness was controlled by ink-jet condition such as ink volume per unit line. For example, the electrical resistance per unit length at 30  $\mu\text{m}$  linewidth was 0.5  $\text{k}\Omega/\text{cm}$ .


We have fabricated a 300 ppi (TFT pitch is 85  $\mu\text{m} \times 85 \mu\text{m}$ ) all-printed OTFT array with 1T1C on plastic substrate (see Figure 8). The minimum linewidth of the gate line and the source line were 25  $\mu\text{m}$ , 20  $\mu\text{m}$ , respectively. And both of the minimum space

of the gate line and the source line were 10  $\mu\text{m}$ . A channel length was 3 or 5  $\mu\text{m}$ , a channel width is 57 $\mu\text{m}$ .

Next, we have optimized TFT design such as the line and space of the gate electrode and the S/D electrode. Adding to new laser ablation process for via formation, we have fabricated a 150 ppi (array pitch is 169  $\mu\text{m} \times 169 \mu\text{m}$ ) printed OTFT array with 2T1C (see Figure 9). The minimum linewidth and the minimum space of the gate line were 25 $\mu\text{m}$  and 10  $\mu\text{m}$ , respectively. And the minimum linewidth and the minimum space of the source line were 15  $\mu\text{m}$ , 10  $\mu\text{m}$ , respectively. A channel length was 5  $\mu\text{m}$ , a channel width is 40 $\mu\text{m}$ . Via hole diameter is 20 $\mu\text{m}$ . Optimizing the surface of the gate insulator and small molecule OSC ink formulation such as the solvent and the concentration, OSC profile was separated with each others at 169  $\mu\text{m}$  pitches without any bank structure. Maximum process temperature was 180°C. All printing process, UV irradiation and laser process were done in air. Therefore, we showed a low cost, low environmental impact and high functional manufacturing process with the finest photo-assisted printed TFT array.



**Figure 8.** Optical micrograph of a 300 ppi printed OTFT array with 1T1C (after S/D electrode fabrication).




**Figure 9.** Optical micrograph of a 150 ppi printed OTFT array with 2T1C (after S/D electrode fabrication).

## Performance of OTFT

The transfer characteristics of a 150 ppi printed OTFT with 2T1C, W/L = 40  $\mu\text{m}$  / 5  $\mu\text{m}$  after OSC printing. Mobility of 0.19  $\text{cm}^2/\text{Vs}$ ,  $V_{th}$  of 5.4 V, an on/off current ratio of  $10^6$  at  $V_{ds} = -20$  V were obtained after small-molecule OSC printing (see Table 1). These value were almost same as those of 300 ppi all-printed OTFT with 1T1C. High on/off current ratio is because of the separation of small-molecule OSC patterning with high mobility of TFT to optimize small molecule OSC printing process. As shown in figure 10, transfer characteristic of driving transistor can be controlled by voltage “ $V_{sel}$ ” applied to switching transistor. Then we showed the switching characteristics of two transistors through via.

**Table1 Transfer characteristics of 150 ppi 2T1C and 300 ppi 1T1C**

	1T1C	2T1C
Channel length L [ $\mu\text{m}$ ]	5	5
Channel width W [ $\mu\text{m}$ ]	57	40
Mobility [ $\text{cm}^2/\text{Vs}$ ]	0.25	0.19
$V_{th}$ [V]	1.3	5.4
on/off current ratio	$> 10^6$	$\sim 10^6$



**Figure 10.** Static Characteristic of Integrated Transistor Circuit of a 150 ppi with 2T1C (Channel length L = 5  $\mu\text{m}$ ).

## Conclusion

We have developed the surface energy controlled ink-jet printing with UV irradiation for Ag electrodes and the conventional ink-jet printing for OSC, and laser processing for Via hole. To integrate these printing methods and laser processing we have succeeded in fabricating a 150 ppi OTFT array with 2T1C. Laser processing method, surface energy controlled ink-jet printing method and conventional ink-jet printing method have very high affinity to digital fabrication. Then, our hybrid process of the surface energy controlled ink-jet printing and laser processing is promising for high-resolution, high-functional, low-cost and low-environmental impact manufacturing process.



## References

- [1] Z. Bao, Y. Feng, A. Dodabalapur, V. R. Raju, and A. J. Lovinger, "High-Performance Plastic Transistors Fabricated by Printing Techniques," *Chem. Mater.*, 9, 1299 (1997).
- [2] H. Sirringhaus, T. Kawase, R. H. Friend, T. Shimoda, M. Inbasekaran, W. Wu, and E. P. Woo, "High-Resolution Inkjet Printing of All-Polymer Transistor Circuits," *Science* 290, 2123 (2000).
- [3] V. Subramanian, J. Frechet, P. Chang, D. C. Huang, J. Lee, S. Molesa, A. Murphy, D. Redinger, and S. Volkman, *Progress Toward Development of All-Printed RFID Tags: Materials, Processes, and Devices*, Proceedings of the IEEE, 93, 1330 (2005).
- [4] M. Mantysalo, P. Mansikkamaki, J. Miettinen, K. Kaija, S. Pienimaa, R. Ronkka, K. Hashizume, A. Kamigori, Y. Matsuba, K. Oyama, N. Terada, H. Saito, M. Kuchiki, M. Tsubouchi, *Evaluation of Inkjet Technology for Electronic Packaging and System Integration*, Proc. ECTC'07, pg. 89 (2007).
- [5] Y. Noguchi, T. Sekitani, and T. Someya, "Organic-transistor-based flexible pressure sensors using ink-jet-printed electrodes and gate dielectric layers," *Appl. Phys. Lett.*, 89 253507 (2006).
- [6] T. Okubo, Y. Kokubo, K. Hatta, R. Matsubara, M. Ishizaki, Y. Ugajin, N. Sekine, N. Kawashima, T. Fukuda, A. Nomoto, T. Ohe, N. Kobayashi, K. Nomoto and J. Kasahara, *10.5-inch VGA All-printed Flexible Organic TFT Backplane for Electrophoretic Displays*, Proc. IDW'07, pg. 463 (2007).
- [7] T. Arai, N. Sato, K. Yamaguchi, M. Kawasaki, M. Fujimori, T. Shiba, M. Ando, and K. Torii, "Self-Aligned Fabrication Process of Electrode for Organic Thin-Film Transistors on Flexible Substrate Using Photosensitive Self-Assembled Monolayers," *Jpn. J. Appl. Phys.*, 46(4B), 2700 (2007).
- [8] A. Endo, and J. Akedo, "Development of Laser-assisted Inkjet Printing Technology," *Synthesiology*, 4, 9 (2011).
- [9] T. Tano, H. Tomono, H. Kondoh and K. Fujimura, *Organic Thin-film Transistors with a Novel Polyimide Gate Insulator*, AMLCD2004 Digest, pg. 37 (2004).
- [10] K. Suzuki, K. Yutani, A. Onodera, T. Tano, H. Tomono, A. Murakami, M. Yanagisawa, K. Kameyama and I. Kawashima, *A 160 ppi All-printed Organic TFT Backplane for Flexible Electrophoretic Displays*, IDW'08 Digest, pg. 1477 (2008).
- [11] T. Tano, H. Tomono, A. Onodera, K. Yutani, A. Murakami, and K. Suzuki, *Novel Fine Electrode Patterning Using Ink-jet Method and Its Application to All-printed Organic TFT Backplane*, Proc. NIP25/DF2009, pg. 631 (2009).
- [12] K. Suzuki, K. Yutani, M. Nakashima, A. Onodera, S. Mizukami, M. Kato, T. Tano, and H. Tomono, M. Yanagisawa, and K. Kameyama, *A 200 ppi All-printed Organic TFT Backplane for Flexible Electrophoretic Displays*, Proc. IDW09, pg. 1581 (2009).
- [13] K. Suzuki, K. Yutani, M. Nakashima, A. Onodera, S. Mizukami, M. Kato, T. Tano, and H. Tomono, "Fabrication of All-printed Organic TFT Array on Flexible Substrate," *J. Photopolym. Sci. Technol.*, 24, 565 (2011).
- [14] A. Onodera, K. Tsuji, T. Shibuya, T. Tano, H. Miura, and K. Suzuki, *Fabrication of Organic TFT Array using Ink-jet Printing and Laser Processing*, Proc. ICFPE2012, S5-I2(2012)

## Author Biography

*Koei Suzuki received M.S. degree in physical chemistry from Tohoku University in 1991. He joined Ricoh Research Institute of General Electronics in 1991 and transferred to Research and Development Group at Ricoh in 1993. He started to research Si semiconductor process. Now he is in charge of the research and development of printed electronics. He is a member of ISJ (The Imaging Society of Japan).*